Design And Reuse SoC News Alert

August 10, 2004

Welcome to issue of August 10, 2004 of D&R SoC News Alert, our email update to provide you with the latest news and information in the System-On-Chip Community.

SPONSORED BY: TRUE CIRCUITS, INC.

True Circuits, Inc. offers a family of standardized clock generator, deskew, low-bandwidth and spread-spectrum PLLs & DDR DLLs that spans nearly all performance points and features typically requested by ASIC designers.
These high-quality, low-jitter, silicon-proven hard macros are available for immediate delivery in a range of frequencies, multiplication factors and functions in TSMC, UMC and Chartered processes from 0.25 to 0.09 micron.
Call (650) 691-2500 or visit http://www.truecircuits.com/dr5.

AMBA Compliant Secure Digital Card Interface from Global UniChip

Dynamic Clock Generation PLL / Frequency Synthesizer Instance (Mobilize Power Management IP) from Virtual Silicon

Fast Response RF Grade LDO from ChipIdea Microelectronics

DDR SDRAM Controller supporting Cyclone II devices from Altera

Scalable Foundry Design Kit from Advanced RFIC

On Chip Debug and Verification Tool from Temento Systems

Wanted IPs :

Line Lock PLL for Video/FPD application

AES128

System-in-package becomes SoC alternative

Today's DSP Design Challenge - Power Efficiency

Processor Architecture for High Performance Video Decode

Making Converter Integration Happen in Mobile Phone SoCs

The IP double standard: Why is it OK to pay for innovation in a product, but not when innovation is the product?

Do we need hardware standards?

IP/SOC PRODUCTS

Toshiba and HelloSoft demonstrate low-cost, DSP-free VOIP phone

FOUNDRIES

TSMC July Sales Set Record High

BUSINESS

Faraday Joins Design & Reuse Web Portal for IP and SoC Exchange

FINANCIAL RESULTS

Monolithic System Technology, Inc. Announces Second Quarter 2004 Results

Aware, Inc. Reports 2004 Second Quarter Financial Results

DEALS

Cray Implements Denali's Databahn Memory Controller Cores, Uses MMAV Software for Memory Modeling and Simulation

SanDisk Corporation Licenses ARC 600 Processor Core For Use in Flash Storage Products

Adimos Utilizes MIPS32 4KEp Core from MIPS Technologies in Wireless Video Module

Huawei Technologies Licenses LSI Logic ZSP Cores

DongbuAnam Selects Prolific for Design for Manufacture Semiconductor Intellectual Property

Wipro licenses IEEE 1394 AVLINK Software Stack to Zoran for Digital Video Recorder Application

LSI Logic Gains Momentum in Korea as Pulsus Deploys Products Using ZSP400

EMBEDDED SYSTEMS

Intel introduces logic chip sets, storage I/O processor

SafeNet Provides Application Developers With Unique Solution to Enable Security for Mobile Devices; Announces SafeZone Toolkit For OMAP5912 Mobile Processor

Consumer Electronics Device Developers Benefit from Accelerated Technology's Nucleus RTOS Support for Renesas SH7705

EDA

ESL startup tools for processor-based design

IPextreme Adopts Synchronicity Software to Facilitate Customer Intimacy and Productivity through Efficient IP Distribution and Support

SPONSORED BY: SAFENET, INC.

Network Security Webinar - "How To Integrate High-Performance IPS Systems Into Next-Generation Network Appliances"

New threats and vulnerabilities require new high-performance IPS solutions for network protection. Join the security experts from SafeNet and Frost & Sullivan on August 19 at 1:00 PM (Eastern), and learn how to integrate advanced IPS and firewall systems into your ASICs, network processors and appliances, to provide powerful yet cost-effective network protection solutions.

Click here to sign up for this free Webinar today!

IP/SOC 2004
Grenoble, France
December 8-9, 2004

D&R Silicon IP / SoC Catalog :
The world's largest directory of Silicon IP (Intellectual Property), SoC Configurable Design Platforms and SOPC Products from 200 vendors

D&R Software IP Catalog :
A catalog of Hardware dependent Software (HdS) ranging from embedded OS to Communication Stacks and Application Software

D&R Verification IP Catalog :
Speed up your verification of protocol-centric designs by finding the specific Verification IP you need (already more than 100 products listed !!!)

Search for Silicon IP

Search for Verification IP

Search for Software IP

DESIGN AND REUSE S.A.

Corporate Headquarters:
12 rue Ampere
BP 267
38 016 Grenoble Cedex 1
FRANCE
Tel: +33 476 21 31 02
Fax: +33 476 49 00 52

US office:
5600 Mowry School Road
Suite 180
Newark, CA 94560
USA
Tel: +1 510 656 1445
Fax: +1 510 656 0995

REGISTER:
If this newsletter was forwarded to you by a colleague, you can have it sent directly to you at no cost. To register for D&R SoC News Alert, go to: http://www.us.design-reuse.com/users/signup.php

UPDATE YOUR PROFILE / UNSUBSCRIBE :
You are subscribed as dolinsky@gsu.by and you receive this Alert once a week in html format.

* If you wish to unsubscribe, you can do it there

* If you need to change the e-mail address at which you receive this newsletter, you can do it there

* If you need to update your user profile for receiving this letter on another time basis or in another format, you can do it there

The SoC News Alert can be delivered :
- Twice a week, once a week or once a month
- In html or text format

COMMENTS / SUGGESTIONS / QUESTIONS:
Anything about the contents of this alert can be directed to : support@design-reuse.com

PASS IT ON. . .
Feel free to forward this newsletter to your colleagues.